Engineering Study Log

Learning Roadmaps

FPGA, RTL, and DV Roadmap

Progress from digital logic to self-checking VHDL/SystemVerilog verification.

Separate discriminative CNN, vision, and generative paths with data and evaluation criteria.

Progress from transmission lines, matching, and S-parameters to FMCW range, phase, and beat analysis.