Research · Papers · Project Logs · Project Log

PCB Research Publication Workbench public mirror

2026-08-07 · updated 2026-08-10 · Hyeongrok Ryu

The PCB inspection figure atlas and lightbox flow verified on the local 8765 portal are now reflected in the GitHub Pages blog and project hub.

Series
Engineering Record Lineage · 3
Type / level
project-log · intermediate
Tools
Jekyll, GitHub Pages, Material Icons
01Public mirror route

A checkpoint in the study sequence for this note.

02Key figures

A checkpoint in the study sequence for this note.

03Pipeline and architecture

A checkpoint in the study sequence for this note.

04Tables and claim boundary

A checkpoint in the study sequence for this note.

A compact concept path generated from this post's table of contents.

Public mirror route

The PCB inspection publication workbench that was checked on 127.0.0.1:8765 is now connected to the public GitHub Pages route again.

Open the full Research Publication Workbench

The important change is that readers do not have to inspect one bundled contact sheet. The blog now exposes primary paper figures directly, while each card remains clickable through the site lightbox.

Key figures

Capture and quality gate
ViT DINO patch path
Registration and memory bank
Heatmap GT and mask
Threshold masks
Dataset examples
Mean PRO line chart
Loss convergence
Qualitative inspection grid
Embedding filters
Layer attention maps
Industrial score tables
Full result table

Pipeline and architecture

The pipeline reconstructs registration, feature encoding, coreset memory bank, and kNN scoring for the PCB inspection setting.
The architecture figure shows a PCB ROI converted into patch tokens and routed through a transformer encoder plus MLP head.

Tables and claim boundary

The public tables are registry-backed publication artifacts and research pilot evidence. They are not production acceptance claims. Live camera frame acquisition and gold-label production metrics remain gated until the supporting dataset is approved.

The result table keeps the FR-PatchCore/PatchCore-style table layout while separating PCB inspection values from claim boundaries.

Sources used

Publication first-page preview